






20V P-Channel Enhancement-Mode MOSFET

Features

- Low on-resistance
- Max. $R_{DS(ON)}$ ($V_{GS} = -4.5V$, $I_{DS} = -2.8A$) = $100m\Omega$
- Max. $R_{DS(ON)}$ ($V_{GS} = -2.5V$, $I_{DS} = -2.0A$) = $150m\Omega$
- Max. $R_{DS(ON)}$ ($V_{GS} = -1.8V$, $I_{DS} = -2.0A$) = $170m\Omega$
- High Density Cell Design For Ultra Low On-Resistance
- Advanced trench process technology
- General Application




Typical Application



Switching Waveforms

Output, V_{OUT}

Input, V_{IN}





Maximum Ratings (TA=25 °C, unless otherwise noted)

Rating		Symbol	Value	Unit
Drain-Source Voltage		V _{DS}	-20	V
Gate-Source Voltage		V _{GS}	±12	V
Continuous Drain Current		I _D	-2.44	A
Pulsed Drain Current (Note 1)		I _{DM}	-9.27	A
Maximum Power Dissipation	TC = 25°C	P _D	1.25	W
	TA = 75°C		0.8	W
Operating Junction and Storage Temperature Range		T _{J,TSTG}	-55 to 150	°C
Junction-to-Ambient Thermal Resistance (PCB Mounted) (Note 2)		R _{θJA}	140	°C/W


Note:

1. Fused current that based on wire numbers and diameter
2. Repetitive Rating: Pulse width limited by the maximum junction temperature
3. 1-in2 2oz Cu PCB board

Ordering information

Device	Package	Packing	Finish	Halogen	Packing Unit
AM3P20	SOT-23	Reel&Tape	Sn	Free	3,000 ea

Pin Configuration



SOT-23

PIN INFO. 1. Gate 2. Source 3. Drain



Electrical Characteristic ($T_C=25\text{ }^{\circ}\text{C}$, unless otherwise noted)






Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D = -250 μA	-20	-	–	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} = -4.5V, I _D = -2.8A		70	100.0	mΩ
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} = -2.5V, I _D = -2.0A		85.1	150.0	mΩ
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} = -1.8V, I _D = -2.0A		111.0	170.0	mΩ
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250 μA	-0.5	-0.6	-1	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -20V, V _{GS} = 0V			-1	μA
Gate Body Leakage	I _{GSS}	V _{GS} = ±12V, V _{DS} = 0V			±100	nA
Dynamic 1)						
Total Gate Charge	Q _{g(4.5V)}	V _{DS} = -6V, I _D = -2.8A V _{GS} = -4.5V & -10V		6.07		nC
Total Gate Charge	Q _{g(10V)}			11.23		
Gate-Source Charge	Q _{gs}			1.69		
Gate-Drain Charge	Q _{gd}			1.18		
Turn-On Delay Time	t _{d(on)}	V _{DD} = -6V, R _L = 6Ω I _D = -1A, V _{GEN} = -4.5V R _G = 6 Ω		12.49		ns
Turn-On Rise Time	t _r			6.62		
Turn-Off Delay Time	t _{d(off)}			112.98		
Turn-Off Fall Time	t _f			46.59		
Input Capacitance	C _{iss}	V _{DS} = -6V, V _{GS} = 0V f = 200kHz		561.40		pF
Output Capacitance	C _{oss}			61.43		
Reverse Transfer Capacitance	C _{rss}			52.48		
Source-Drain Diode						
Max. Diode Forward Current	I _S					A
Diode Forward Voltage	V _{SD}	I _S = -1.6A, V _{GS} = 0V				V

Note: Pulse test; Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2.0\%$.

1) Guaranteed by design; not subject to production testing



Typical Performance Characteristics






Package Dimensions

SOT -23

Unit : mm





Revision History

No	Date	Contents
0	2015-08-30	Initial Brief Datasheet Release



<http://www.apsemi.com>

IMPORTANT NOTICE

AP Semiconductor co, Ltd reserves the right to make changes without further notice to any products or specifications herein. AP Semiconductor co, Ltd does not assume any responsibility for use of any its products for any particular purpose, nor does AP Semiconductor co, Ltd assume any liability arising out of the application or use of any its products or circuits. AP Semiconductor co, Ltd does not convey any license under its patent rights or other rights nor the rights of others.

AP Semiconductor Co., Ltd

Contact. **Tel** 82.70.4693.2299 **FAX** 82.70.4000.4009

E-mail: sales@apsemi.com

© 2015 AP semiconductor Co., Ltd. –Printed in KOREA –All Rights Reserved.